

FAULT MANAGEMENT SYSTEM FOR SWITCHING EQUIPMENT

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to fault management of a circuit section of a switching equipment such as an exchange or a router which includes a processor such as a frame relay, and more particularly to a management system for an recoverable and critical fault.

Description of the Related Art

10 A switching equipment such as an exchange or a router includes a processor which performs central control, a switch section, and a circuit processing section (refer to, for example, Japanese Patent Laid-Open No. Hei 08-256178 or No.
15 Hei 06-350695). The circuit processing section sometimes includes a local processor for performing protocol processing or routing processing for input/output packets or load distribution (refer to, for example, Japanese Patent Laid-Open No. Hei 09-289524). Generally, a communication protocol
20 is formed in a hierarchical model including a physical layer which is the lowermost layer, a data link layer and other higher layers, and the layers are definitely separate from each other. The processor takes charge of processing of packets and data in the data link layer or higher layers.

25 Conventionally, if an unrecoverable and critical fault about the processor occurs with the circuit processing section

002090-00T89500

of an equipment of the type described above, then it is necessary for an operator to manually input a compulsory reset instruction to the circuit processing section from a console to compulsorily cut a circuit in order to prevent a disabled
5 condition of data transmission/reception or a condition wherein disconnection of a circuit for preventing such a disabled condition of data transmission/reception is impossible as disclosed in Japanese Patent Laid-Open No. Hei 06-075876.

10 FIG. 1 shows a fault circuit compulsory resetting system disclosed in Japanese Patent Laid-Open No. Hei 06-075876. Referring to FIG. 1, if an operator command for changing a state of a communication circuit 104 is inputted from a console 105 by an operator, then a command analysis section 116 of a host
15 computer 101 analyzes the operator command. If the operator command is a communication circuit connection command, then the command analysis section 116 sends a connection request to a circuit state changing section 115. However, if the analyzed operator command is a communication circuit
20 disconnection command, then the command analysis section 116 sends a disconnection request to the circuit state changing section 115. On the other hand, if the analyzed operator command is a command for compulsorily resetting a communication circuit, then the command analysis section 116 sends a
25 compulsory reset request to a compulsory circuit disconnection section 117.

00000000-00000000

If the data transfer section 114 receives a data transmission/reception request from an on-line information processing program section 112, then it searches the circuit state management table 111 for a pertaining communication circuit using a circuit identification name as a key and discriminates whether or not the circuit state of the communication circuit is "connected". If the circuit state is "connected", then the data transfer section 114 performs communication of data with a terminal equipment 102 and an external host computer 103 through the circuit control section

113. However, if the circuit state is not "connected", then the data transfer section 114 sends a transmission/reception failure notification.

On the other hand, if the data transfer section 114
5 receives a fault notification from the circuit state changing section 115 or the compulsory circuit disconnection section 117, it stops the data communication and notifies the on-line information processing program section 112 that transmission/reception of data is abnormal.

10 If the compulsory circuit disconnection section 117 receives a compulsory resetting request of a circuit from the command analysis section 116, then it sends a fault notification to the data transfer section 114 and sets the circuit state of the circuit state management table 111 to
15 "fault".

However, the fault management system described above is disadvantageous in that, since it is necessary for its operator to enter a compulsory reset command by a manual inputting operation into the console, considerable time is required until
20 a fault is removed after the fault occurs. Consequently, it is a matter of course that communication processing cannot be performed before the fault is recovered. Besides, if the fault occurs about the processor which performs data transmission/reception processing, then there is the
25 possibility that the circuit section may malfunction and signal illegal data, which should not originally be transmitted, to

004090-0678860

5

SUMMARY OF THE INVENTION

15

20

25

In the fault management system for a switching equipment,
5 also the circuit section is reset, and consequently, a circuit
is disconnected. Consequently, the switching equipment does
not signal illegal data to a terminal equipment associated with
the circuit section or a switch in the switching equipment,
and besides, detection of a fault of the physical layer can
10 be performed definitely by the associated apparatus.

The concentrated fault management section may be connected to and supervise a processor bus which interconnects the processor and the circuit section and continuously signal, when a fault occurs with the processor bus, a reset signal to the processor and the circuit section.

25 The fault management system for a switching equipment
is advantageous in that, when a critical fault occurs about

the processor, it is not necessary for an operator to perform disconnection of a circuit by manually inputting a reset command or the like. The reason is that the concentrated fault processing section automatically signals a reset signal to
5 disconnect the circuit.

The fault management system for a switching equipment is advantageous also in that the possibility that, when an unrecoverable fault occurs around the processor which performs setting and control of the circuit section, illegal data which
10 should not naturally be transmitted at all from the circuit section to a terminal equipment or the like associated with the circuit section may be signaled to and cause a malfunction of the associated apparatus is eliminated. Further, where the processor performs processing such as working for all of
15 packets and data which pass the circuit section, even if a fault occurs such that only data in the data link layer or an upper layer does not flow while no fault occurs with the physical layer of the circuit, disconnection of the circuit can be recognized by the associated terminal equipment or the like.
20 The reason is that, when a fault occurs, the concentrated fault management apparatus automatically signals a reset signal immediately.

The above and other objects, features and advantages of the present invention will become apparent from the following
25 description and the appended claims, taken in conjunction with the accompanying drawings in which like parts or elements are

004090-060700

denoted by like reference symbols.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing a construction of a
5 conventional fault management system; and

FIG. 2 is a block diagram showing a construction of a fault management system to which the present invention is applied.

10 DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 2, there is shown a fault management system to which the present invention is applied.

A data switching exchange 1 includes a processor 2, a quartz oscillator 3 for supplying a clock signal to the processor 2, a clock fault detection section 4 for detecting whether or not supply of the clock signal is interrupted, a circuit section 7 connected to an external terminal equipment 10 or the like over a communication circuit, a concentrated fault management section 9 for continuously signaling a reset signal 5 and a reset signal 8 to the processor 2 and the circuit section 7, respectively, when an unrecoverable fault occurs, a switch section 11 for communicating data with the circuit section 7, and a central control section 12.

When the data switching exchange 1 operates normally,
25 the processor 2 receives and operates with the clock signal
from the quartz oscillator 3 and performs setting and control

The circuit section 7 receives data from the terminal
5 equipment 10 or the like and transfers the data to the switch
section 11 under the setting and control from the processor
bus 6. Further, the circuit section 7 receives data from the
switch section 11 and transfers the data to the terminal
equipment 10 or the like. A packet or data for
10 transmission/reception is data in a layer higher than the
physical layer.

The concentrated fault management section 9 is connected to the processor bus 6 to supervise the normality of the processor bus 6 and receives a fault notification from the clock fault detection section 4. If a fault occurs, then the concentrated fault management section 9 continuously transmits the reset signal 5 and the reset signal 8 to the processor 2 and the circuit section 7, respectively, and sends a fault notification to the central control section 12.

The central control section 12 is connected to an

While a preferred embodiment of the present invention
5 has been described using specific terms, such description is
for illustrative purposes only, and it is to be understood that
changes and variations may be made without departing from the
spirit or scope of the following claims.